Europäisches Patentamt

**European Patent Office** 

Office européen d s brevets



TITE 201EP

(11) EP 1 139 526 A2

(12)

## **EUROPEAN PATENT APPLICATION**

(43) Date of publication: 04.10.2001 Bulletin 2001/40

(51) Int CI.7: **H01S 5/227**, H01L 33/00, G02F 1/025

(21) Application number: 01303131.5

(22) Date of filing: 02.04.2001

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE TR
Designated Extension States:
AL LT LV MK RO SI

(30) Priority: 31.03.2000 US 539882

(71) Applicant: Agere Systems Optoelectronics Guardian Corporation Miami Lakes, Florida 33014 (US)

(72) Inventors:

 G Chu,Sung-nee Murray Hill, New Jersey 07974 (US) Hybertsen, Mark S.
 West Orange, New Jersey 07052 (US)

 Ougassaden, Abdallah Breinigsville, Pennsylvania 18031 (US)

Akulova, Yuliya A.
 Allentown, Pennsylvania 18104 (US)

Geva, Michael
 Allentown, Pennsylvania 18104 (US)


Lentz, Charles W.
 Sinking Spring, Pennsylvania 19608 (US)

(74) Representative: Powell, Timothy John Eric Potter Clarkson, Park View House, 58 The Ropewalk Nottingham NG1 5DD (GB)

# (54) Dopant diffusion blocking for optoelectronic devices using InAIAs or InGaAIAs

(57) A method for decreasing the diffusion of dopant atoms in the active region, as well as the interdiffusion of different types of dopant atoms among adjacent doped regions, of optoelectronic devices is disclosed. The method of the present invention employs a plurality of InAIAs and/or InGaAIAs layers to avoid the direct con-

tact between the dopant atoms and the active region, and between the dopant atoms in adjacent blocking structures of optoelectronic devices. A semi-insulating buried ridge structure, as well as a ridge structure, in which the interdiffusion of different types of dopant atoms is suppressed are also disclosed.



EP 1 139 526 A

#### Description

# Field of the Invention

[0001] The present invention relates to a method for fabricating optoelectronic devices, such as lasers, modulators, optical amplifiers, and detectors, and in particular to a method and device for reducing the diffusion and/or interdiffusion of dopant atoms among differently doped regions of such optoelectronic devices.

#### Background of the Invention

[0002] Blocking layers are increasingly important for optoelectronic devices. For example, in a buried heterostructure of a semiconductor laser diode, blocking layers confer superior characteristics, such as low oscillatory threshold value and stable oscillation transverse mode, as well as high quantum efficiency and high characteristic temperature. This is because, in the buried heterostructure laser diodes, a current blocking layer can be formed on both sides of an active layer formed between two clad layers having a large energy gap and a small refractive index. This way, current leakage during operation is substantially reduced, if not prevented. [0003] A conventional method for the fabrication of semiconductor laser diodes having a semi-insulating buried ridge is exemplified in Figures 1-7 and described below.

[0004] Referring to Figure 1, the processing steps for fabricating a laser diode with a buried ridge begin with the formation of a multi layered structure 100 on an n-InP substrate 10. The multi layered structure 100 is formed of a first n-InP cladding layer 12, an active layer 14, a second p-InP cladding layer 16, and a layer 18 of a quaternary material (Q). Layers 12, 14, 16 and 18 are sequentially formed and successively epitaxially grown to complete a first crystal growth. The active layer 14 could be, for example, a multiple quantum well (MQW) structure formed of undoped InGaAs/InGaAsP pairs and formed by a Metal Organic Chemical Vapor Deposition (MOCVD) or Metal Organic Vapor Phase Epitaxy (MOVPE). Also, the second cladding layer 16 may be doped with a p-type dopant, the most common one being zinc (Zn).

[0005] Next, as shown in Figure 2, a SiO<sub>2</sub> or Si<sub>3</sub>N<sub>4</sub> mask 20 is formed into a stripe on the upper surface of layer 18. Subsequently, the multi layered structure 100 is selectively etched down to the n-lnP substrate 10 to produce a mesa stripe 50, as illustrated in Figure 3. The mesa stripe 50, which has the mask 20 on top, is then introduced into a growth system, such as a liquid phase pitaxial, a MOCVD, a molecular beam epitaxy (MBE), or vapor phase epitaxy (VPE) growth system, so that an lnP current blocking lay r 32 and an n-lnP curr nt blocking lay r 34 are subsequently formed, as shown in Figure 4. The current blocking layers 32 and 34 surround the mesa stripe 50 and form a second crystal growth.

[0006] The first current blocking layer 32 may be doped with impurity ions, such as iron (F), ruthenium (Ru) or titanium (Ti), to form a semi-insulating (si) InP (Fe) blocking layer 32. The addition of Fe-impurity ions increases the resistivity of the first current blocking layer 32 and reduces the leakage current that typically occurs at the interface between the substrate 10 and the first current blocking layer 32. Similarly, the second current blocking layer 34 may be doped with impurity ions, such as silicon (Si), sulfur (S) or tin (Sn), to form an n-typ InP-doped blocking layer 34.

[0007] Referring now to Figure 5, after removal of th mask 20, a third crystal growth is performed on the upper surfaces of the second current blocking layer 34 and the Q layer 18. Thus, a p-InP cladding layer 42 (also called a burying layer) and a p-InGaAsP or a p-InGaAs ohmic contact layer 44 are further grown to form a buried heterostructure. The cladding layer 42 may be also doped with p-type impurity ions, such as zinc (Zn), magnesium (Mg), or beryllium (Be), to form a p-type InP-doped cladding layer 42. Since Zn is the most commonly used p-type dopant, the cladding layer 42 will be r-ferred to as layer InP(Zn)-doped.

[0008] The method of fabricating the above structure poses three major drawbacks, all of them relating to the diffusion and interdiffusion of dopant atoms, particularly those of zinc, since zinc is the most common and widely used p-type dopant in the optoelectronic industry.

[0009] First, zinc diffusion occurs into the active region of the semi-insulating buried ridge. Figure 5 shows the diffusion of zinc in the direction of arrow A, from the doped p-InP(Zn) second cladding layer 16 into the active layer 14, because of the direct contact between the two layers. The high diffusivity of zinc leads to an undesirable shift in the emitting wavelength, up to tenths of microns. The reshaping of the overall zinc distribution profile further impacts the electrical characteristics of the optoelectronic device. The excess of zinc in the active region 14 of the device structure also results in th degradation of various device characteristics, such as the extinction ratio and the junction capacitance of the electro-absorption modulator structures.

[0010] Second, iron-zinc (Fe-Zn) interdiffusion occurs at the interface between the doped p-lnP(Zn) second cladding layer 16 and the semi-insulating lnP(Pe) first current blocking layer 32. Figure 5 shows the diffusion of zinc in the direction of arrow B<sub>1</sub>, from the p-lnP(Zn) second cladding layer 16 into the lnP(Fe) first current blocking layer 32. Similarly, arrow B<sub>2</sub> of Figure 5 illustrates the diffusion of iron from the lnP(Fe) first current blocking layer 32 into the p-lnP(Zn) second cladding layer 16.

[0011] Third, iron-zinc (Fe-Zn) interdiffusion occurs in the blocking structures of the laser devices, more pricisly at the interface betwien the semi-insulating InP (F) first current blocking lay r 32 and the p-InP(Zn) cladding layer 42. The problem arises because the Fedoped InP current blocking layer 32, which was initially

covered by the mask 20, comes into contact with the Zndoped InP cladding layer 42 after the removal of the mask 20. The contact regions are exemplified in Figures 5 as regions D, situated on lateral sides of the mesa stripe 50. The interdiffusion of Fe and Zn atoms at the regions D can significantly increase the leakage current and degrade the device, leading to a poor manufacturing yield. In addition, if the active layer 14 has a multiple quantum well (MQW) structure, the Zn impurities in the Zn-doped InP cladding layer 42 can enter the active layer 14 to form mixed crystals therein and practically reduce the quantum effect to zero.

[0012] In an effort to suppress the diffusion and interdiffusion of Zn dopant atoms, different techniques have been introduced in the IC fabrication, For example, one technique of the prior art, shown in Figure 6, considered the incorporation of a zinc doping set-back into the device structure, such as an undoped InP layer 52. The undoped InP layer 52 is grown after the growth of the active layer 14, but before the growth of the p-InP second cladding layer 16, to prevent therefore the direct contact between zinc and the active region. In lieu of the undoped InP layer 52, a silicon doped n-InP(Si) layer may be used also as a dopant set-back.

[0013] Although the above technique has good results in preventing the Zn diffusion, its processing steps require extremely sensitive parameters, such as doping level and thickness, of the zinc-doped cladding and contact layers. Also, growth conditions, such as growth rate and temperature, must be very narrowly tailored so that the set-back is optimized for each device structure and for each reactor. Further, this method does not allow control over the shape of the final zinc distribution. Finally, when a silicon doped n-InP(Si) layer is alternatively used as a dopant set-back, the incorporated silicon, which is an n-type dopant, forms an additional and undesirable p-n junction on the p-side of the device.

[0014] Another technique of the prior art that tried to minimize the zinc-iron interdiffusion is exemplified in Figure 7. This technique contemplates the insertion of an intrinsic or undoped InP layer 70 between the Fedoped InP current blocking layer 32 and the Zn-doped InP cladding layer 42, to prevent the contact between the InP(Fe) layer and InP(Zn) layer and to eliminate the iron-zinc interdiffusion and the consequent leakage current. This technique, however, has a major drawback in that it affects the p-n junction between the n-InP second current blocking layer 34 and the p-InP burying layer 42. Specifically, the addition of an intrinsic InP layer modifies the p-n junction that should be in the active region of a laser device; and creates instead a p-i-n junction that alters the device characteristics altogether. Further, this method is insufficient to completely prevent the ironzinc interdiffusion in areas close to the active region of the device.

[0015] Accordingly, a method for forming a mesa strip for optoelectronic d vices, which is inexpensiv to implement and capable of decreasing the leakage current and the interdiffusion of dopant stoms is ne ded. There is also a need for an optoelectronic semiconductor device having good operating characteristics with reduced impurity atoms interdiffusion, reduced leakage current, and improved accuracy and operation reliability.

#### Summary of the Invention

[0016] The present invention provides a method for reducing the diffusion and/or interdiffusion of dopant atoms between differently doped regions of semi-insulating buried ridge structures of forward biased devices, such as lasers and optical amplifiers, and of reverse biased devices, such as electroabsorption modulators and detectors.

[0017] In a first embodiment of the present invention, either an InAlAs (indium aluminum arsenide) or an InGaAlAs (indium gallium aluminum arsenide) layer is grown on top of the active region, and before the zinc-doped cladding layer and the subsequent contact layer are grown. The blocking of zinc diffusion into the activ layer by the insertion of a thin InAlAs or InGaAlAs layer allows a precise placement of the p-i junction, at less than 100 Angstroms, as well as minimal doping into th active region.

[0018] In a second embodiment of the present invention, an InAIAs or an InGaAIAs layer is first selectively grown on top of the active region and around the mesa structure, and only then are conventional InP and n-InP current blocking layers, which form a second crystal growth around the mesa, grown over the InAIAs or In-GaAlAs layer. This way, the lateral interdiffusion between Fe atoms, from the InP(Fe) current blocking layer, and the Zn atoms, from the p-InP(Zn) second cladding layer situated on top of the active region, is suppressed since no contact between the two doped regions exists. [0019] In yet a third embodiment of the invention, a plurality of InAIAs and/or InGaAIAs layers are grown on top of the active region and around the mesa structure, as well as in lieu of the conventional second current blocking layer of the second crystal growth.

[0020] A fourth embodiment of the present invention is structurally similar to the third embodiment. However, in the fourth embodiment, the InP(Fe) current blocking layer is grown between two adjacent InAIAs and/or In-GaAlAs layers, so that the InP(Fe) layer has minimal contact with the mask situated on top of the mesa strip. [0021] According to fifth and sixth embodiments of the present invention, a plurality of InAlAs and/or InGaAlAs layers are grown on top of the active region and around the mesa structure, as well as in between the blocking layers forming the second crystal growth. In the fifth embodiment, an InAIAs and/or InGaAIAs layer is grown after the two current blocking layers have been formed and as part of the second crystal growth. Conversely, in the sixth mbodiment, an InAlAs and/or InGaAlAs layer is grown as part of the third crystal growth and before the top cladding layer is formed. In any case, these mul-

tiple InAIAs and/or InGaAIAs layers suppress the interdiffusion between Fe atoms, from the InP(Fe) current blocking layer, and the Zn atoms, from the p-InP(Zn) cladding layer of the third crystal growth. Multiple InAIAs and/or InGaAIAs layers may be incorporated in the blocking and/or cladding structures to confer optimized performance to the optoelectronic devices.

[0022] The above and other advantages of the present invention will be better understood from the following detailed description of the preferred embodiments, which is provided in connection with the accompanying drawings.

#### **Brief Description of the Drawings**

[0023] Figure 1 illustrates a cross-sectional view of a buried heterostructure laser diode at an intermediate stage of processing in accordance with a method of the prior art.

[0024] Figure 2 is a cross-sectional view of the buried heterostructure laser diode of Figure 1, in accordance with a method of the prior art and at a stage of processing subsequent to that shown in Figure 1.

[0025] Figure 3 is a cross-sectional view of the buried heterostructure laser diode of Figure 1 at a stage of processing subsequent to that shown in Figure 2.

[0026] Figure 4 is a cross-sectional view of the buried heterostructure laser diode of Figure 1 at a stage of processing subsequent to that shown in Figure 3.

[0027] Figure 5 is a cross-sectional view of the buried heterostructure laser diode of Figure 1 at a stage of processing subsequent to that shown in Figure 4.

[0028] Figure 6 is a cross-sectional view of a modified buried heterostructure laser diode of Figure 1 and depicting an undoped InP layer grown on the active region of the laser diode.

[0029] Figure 7 is a cross-sectional view of the buried heterostructure laser diode of Figure 1 at a stage of processing subsequent to that shown in Figure 5, and depicting an intrinsic InP layer.

[0030] Figure 8 illustrates a cross-sectional view of a buried heterostructure laser diode at an intermediate stage of processing and in accordance with a first embodiment of the present invention.

[0031] Figure 9 is a cross-sectional view of the buried heterostructure laser diode of Figure 8 at a stage of processing subsequent to that shown in Figure 8.

[0032] Figure 10 is a cross-sectional view of the buried heterostructure laser diode of Figure 8 at a stage of processing subsequent to that shown in Figure 9.

[0033] Figure 11 is a cross-sectional view of the buried heterostructure laser diode of Figure 8 at a stage of processing subsequent to that shown in Figure 10.

[0034] Figure 12 is a cross-sectional view of the buried het rostructur las r diode of Figure 8 at a stag of processing subsequent to that shown in Figure 11.

[0035] Figure 13 is a cross-sectional view of the buried heterostructure laser diode of Figure 8 at a stage of processing subsequent to that shown in Figure 12.

[0036] Figure 14 is a cross-sectional view of a buried heterostructure laser diode at an intermediate stage of processing and in accordance with a second embodiment of the present invention.

[0037] Figure 15 is a cross-sectional view of the buried heterostructure laser diode of Figure 14 at a stage of processing subsequent to that shown in Figure 14.

[0038] Figure 16 is a cross-sectional view of the buried heterostructure laser diode of Figure 14 at a stage of processing subsequent to that shown in Figure 15.

[0039] Figure 17 is a cross-sectional view of the buried heterostructure laser diode of Figure 14 at a stage of processing subsequent to that shown in Figure 16.

[0040] Figure 18 is a cross-sectional view of the buried heterostructure laser diode of Figure 17 but which includes an InAIAs or InGaAIAs layer on top of the activ region of the heterostructure laser diode.

[0041] Figure 19 is a cross-sectional view of a buried heterostructure laser diode at an intermediate stage of processing and in accordance with a third embodiment of the present invention.

[0042] Figure 20 is a cross-sectional view of a buried heterostructure laser diode at an intermediate stage of processing and in accordance with a fourth embodiment of the present invention.

[0043] Figure 21 is a cross-sectional view of the buried heterostructure laser diode of Figure 20 at a stage of processing subsequent to that shown in Figure 20.

[0044] Figure 22 is a cross-sectional view of a buried heterostructure laser diode at an intermediate stage of processing and in accordance with a fifth embodiment of the present invention.

[0045] Figure 23 is a cross-sectional view of the buried heterostructure laser diode of Figure 22 at a stage of processing subsequent to that shown in Figure 22.

[0046] Figure 24 is a cross-sectional view of a buried heterostructure laser diode at an intermediate stage of processing and in accordance with a sixth embodiment of the present invention.

[0047] Figure 25 is a cross-sectional view of a further embodiment of the present invention depicting a ridg structure for an optelectronic device at an intermediate stage in the processing.

#### **Detailed Description of the Preferred Embodiments**

[0048] In the following detailed description, reference is made to various specific embodiments in which the invention may be practiced. These embodiments are described with sufficient detail to enable those skilled in the art to practice the invention, and it is to be und r-stood that other embodiments may be employed, and that structural and electrical changes may be made without departing from the invention. Accordingly, the following d tailed d scription is not to be taken in a limiting sense and the scope of the present invention is defined by the appended claims.

[0049] The present invention provides a method for decreasing the diffusion of dopant atoms in the active region, as well as the interdiffusion of different types of dopant atoms among adjacent doped regions of semi-insulating buried ridge structures of laser devices or optical amplifiers, and of ridge structures of electroabsorption modulators or detectors. The method of the present invention employs a plurality of InAlAs and/or InGaAlAs layers to avoid the direct contact between the dopant atoms and the active region, and between the dopant atoms in adjacent blocking structures of optoelectronic devices.

[0050] The term "p-type dopant" used in the following description may include any p-type impurity ions, such as zinc (Zn), magnesium (Mg), or beryllium (Be), among others. Since Zn is the most commonly used p-type dopant, reference to the p-type dopant will be made in this application as to Zn dopant. Although the present invention will be described and demonstrated above with respect to Zn dopant, it is anticipated that the plurality of InAlAs and/or InGaAlAs layers of the present invention will serve to block other p-type dopants as well.

[0051] Similarly, the term "n-type dopant" used in the following description may include any n-type impurity ions, such as silicon (Si), sulfur (S), or tin (Sn), among others. Although reference to the n-type dopant will be made in this application as to Si dopant, and although the present invention will be described with respect to Si dopant, it is anticipated that the plurality of InAlAs and/or InGaAlAs layers of the present invention will serve to block other n-type dopants as well.

[0052] The term "semi-insulating-type impurity" used in the following description may include any impurity ions, such as iron (Fe), ruthenium (Ru) or titanium (Ti), that form semi-insulating blocking layers. Since Fe is the most commonly used semi-insulating type impurity, reference to the semi-insulating-type dopant will be made in this application as to Fe dopant. Also, although the present invention will be described and demonstrated above with respect to Fe, it is anticipated that the plurality of InAlAs and/or InGaAlAs layers of the present invention will serve to block other semiinsulating-type dopants as well. Accordingly, the following detailed description must not be taken in a limiting sense, the scope of the present invention being defined by the appended claims.

[0053] Referring now to the drawings, where like elements are designated by like reference numerals, Figures 8-13 illustrate the fabrication method of the first embodiment of a buried semi-insulating ridge heterostructure 201 (Figure 13) of the present invention, in which Zn diffusion into the active region of the optoelectronic device is suppressed.

[0054] First, as shown in Figure 8, preferably on an n-InP substrate 110 having a <100> plane as a main plane, a first cladding lay r 112 of n-InP and an active layer 114 having a quantum well structure of InGaAsP are preferably successively epitaxially grown. It must be

noted that, although the Metal Organic Vapor Phase Epitaxy (MOVPE) method is preferred, a Liquid Phase Epitaxy (LPE) method, a Vapor Phase Epitaxy (VPE) method, or a Molecular Beam Epitaxy (MBE) could also be used as an alternative. As known in the art, the active layer 114 should be capable of absorbing, emitting, amplifying, or modulating light, depending on the particular type of optoelectronic device. Also, although the present invention refers to an exemplary n-type substrate on which operative layers form an n-p junction around an active area, it is to be understood that the present invention also contemplates a p-type substrate on which a corresponding p-n junction is formed around an active area.

[0055] Further, although the embodiments of the present invention will be described below with reference to an inAlAs layer as blocking the diffusion and/or interdiffusion of different types of dopant impurities, it must be understood that same processing conditions and proceedings are applicable for an InGaAlAs layer used as a diffusion blocking layer. Thus, the present invention is not limited to the use of InAIAs as a dopant diffusion blocking layer, and the invention has equal applicability to the use of InGaAlAs as a dopant diffusion blocking layer, or a combination of InAIAs and InGaAIAs lay rs. [0056] As next illustrated in Figure 9, an InAlAs lay r 115 is formed on top of the active layer 114. The InAlAs layer 115 may be, for example, epitaxially grown up to a thickness of between approximately 300 Angstroms to approximately 800 Angstroms, by either the MOVPE or the LPE method. Although the embodiments of the present invention will be described with reference to the InAlAs and/or InGaAlAs layer 115 being formed on top of the active region 114, it must be understood that the active region may be also bounded on at least one side by the dopant blocking layer. The term "bounded" in the context of this application means that the dopant blocking layer is in contact or spaced apart from the active region through another region or layer. In any case, the InAlAs layer 115 acts as a zinc diffusion barrier layer, blocking the diffusion of Zn atoms from the subsequently grown upper layers into the active layer 114.

[0057] The incorporation of a thin layer of InAIAs offers an additional advantage. That is, the InAIAs layer does not introduce excess potential barriers for majority carriers or holes, since the InAIAs layer forms type II heterojunctions with the adjacent layers, the active layer (for example, the active layer 114 of Figure 10) and the cladding layer (for example, the cladding layer 116 of Figure 10). The InAIAs layer has a band gap (E=1,44eV) that is higher than the band gap of the active region (E=0.8eV) and than the band gap of the adjacent cladding layer (for example, E=1,35eV for the InP cladding layer 116). Because of these differences, no body of carriers is created between the cladding layer and the active region because of the lineup of the band gaps.

[0058] Next, after the formation of the InAIAs layer

[0058] Next, after the formation of the InAlAs layer 115, the processing steps for the formation of a semi-

insulating buried ridge of a laser diode proceed according to the steps described with reference to Figures 1-5, and in accordance with the prior art. As such, a second cladding layer 116 preferably of p-InP doped with Zn and a Q layer 118 are preferably epitaxially grown, as illustrated in Figure 10. Using a silicon oxide or silicon nitride mask 200 (Figure 10), the multi layered structure of Figure 10 is etched down to the n-InP substrate 110 to form a narrow striped-shaped ridge structure, or a mesa stripe, 150 (Figure 11) on the substrate 110. The etching may be carried out by using, for example, a conventional Br-methanol solution or a solution comprising a mixture of oxygenated water and hydrochloric acid.

[0059] The striped-shaped ridge structure 150 of Figure 11, which is similar to that represented in Figure 3, comprises portions of the first cladding layer 112 of n-InP, of the active layer 114, of the InAIAs zinc blocking layer 115, of the second cladding layer 116 of p-InP(Zn), and of the Q layer 118. As illustrated in Figure 11, the striped-shaped ridge structure 150 resides on an upper surface of the n-InP substrate 110.

[0060] Thereafter, striped-shaped ridge structure 150, which has on top the mask 200, is introduced into a liquid phase epitaxial growth system or a MOCVD growth system to preferably form a first InP current blocking layer 132 and an n-InP current blocking layer 134, as shown in Figure 12. Preferably, the current blocking layers 132 and 134 are grown selectively by Metal Organic Vapor Phase Epitaxy (MOVPE) around the striped-shaped ridge structure 150. The current blocking layer 132 is preferably doped with a semi-insulating type dopant, such as iron (Fe), ruthenium (Rn), or titanium (Ti), in the range of 1x10<sup>18</sup>cm<sup>-3</sup> to 3x10<sup>18</sup>cm<sup>-3</sup>. to achieve the semi-insulating (si) InP-doped current blocking layer, in our case the first semi-insulating current blocking layer InP(Fe) 132 (Figure 12). Similarly, the second current blocking layer 134 may be doped with impurity ions such as silicon (Si), sulfur (S), or tin (Sn) to form an n-type InP-doped blocking layer 134.

[0061] Referring now to Figure 13, after removal of the mask 200 and the optional removal of the Q layer 118, a third crystal growth is performed on the upper surfaces of the second current blocking layer 134 and the Q layer 118. Although the embodiments of the present invention are described as having the Q layer 118 incorporated into the mesa structure, it must be understood that the present invention also contemplates optoelectronic devices that do not include a Q layer, such as Q layer 118 (Figures 10-24). Further, although the embodiments of the present invention are described as having a first and a second current blocking layers, such as current blocking layers 132 and 134 (Figures 12-13; Figures 16-18; Figures 22-24), it must be understood that the present invention also contemplates optoelectronic devices with more than two current blocking layers as part of the second crystal growth, for xample four current blocking layers with alternate doping conductivity.

[0062] As part of the third crystal growth, preferably a

p-InP cladding layer 142 (Figur 13) and a p-InGaAsP or a p-InGaAs ohmic contact layer 144 (Figur 13) are further grown to form a buried heterostructure. The cladding layer 142 is preferably liquid-phase epitaxially grown or MOCVD grown to a thickness of 1.5 to 3 microns, preferably 2.5 microns, and doped with a p-type impurity atom, such as zinc (Zn), magnesium (Mg) or beryllium (Be). For example, doping can be conducted with diethyl zinc (DEZ), with H2 as carrier gas and at varying temperatures, from approximately -15°C to 40°C. Similarly, the ohmic contact layer 144 may be, for example, a Zn-doped InGaAs preferably epitaxially grown layer, to a thickness of approximately 3000 Angstroms.

[0063] An n-type electrode 162 (Figure 13) is formed on the lower surface of the substrate 110 and a p-type electrode 164 (Figure 13) is formed on the upper surface of the ohmic contact layer 144, to supply a voltage to the buried semi-insulating ridge heterostructure 201 which has an InAIAs 115 layer for blocking zinc diffusion into the active region 114 of the heterostructure.

[0064] In a second embodiment of the present inv n-

tion (Figures 14-18), an InAIAs layer is selectively grown before the formation of the current blocking layers, which constitute the second crystal growth. To illustrat the second embodiment, reference is now made to Figure 14, which illustrates a striped-shaped ridge structure (mesa stripe) 151, which is similar to the striped-shaped ridge structure 150 of Figure 11 but without the InAIAs layer 115. Thus, the striped-shaped ridge 151 comprises portions of a first n-InP cladding layer 112, of the active layer 114, of the second p-InP(Zn) cladding layer 116, and of a Q layer 118. As illustrated in Figure 14, the striped-shaped ridge 151 resides on an upper surfac of the n-InP substrate 110.

[0065] Referring now to Figure 15, the mesa stripe 151 of Figure 14 is then introduced into a liquid phase epitaxial growth system or a MOCVD growth system to form an InAIAs layer 131. Preferably, the InAIAs layer 131 is grown selectively by Metal Organic Vapor Phase Epitaxy (MOVPE) around the striped-shaped ridge structure 151 and parts of the n-InP substrate 110. Th InAIAs layer 131 may be epitaxially grown up to a thickness of between approximately 300 Angstroms to approximately 3000 Angstroms, sufficient to allow InAIAs layer 131 to suppress the zinc-iron lateral interdiffusion between the subsequently grown current blocking layers.

[0066] The InP first current blocking layer 132 (Figure 16) is subsequently epitaxially grown around the striped-shaped ridge structure 151 and over the InAlAs layer 131. As explained above with reference to the first embodiment, the first current blocking layer 132 (Figures 12-13; Figure 16) is doped with a semi-insulating type dopant, such as iron (F), in the range of 1x10<sup>18</sup>cm<sup>-3</sup> to 3x10<sup>18</sup>cm<sup>-3</sup>, to form the semi-insulating InP(Fe) first current blocking layer 132.

[0067] The insertion of the InAlAs lay r 131 between

the mesa stripe 151 and the InP(Fe) first current blocking layer 132 prevents the direct contact between the p-InP(Zn) second cladding layer 116, which is on top of the active region 114, and the first semi-insulating current bl cking layer InP(Fe) 132. This way, the Fe-Zn lateral interdiffusion that typically occurs in optoelectronic devices is suppressed since there is no contact between the two doped regions of the device.

[0068] At this point in the fabrication process, the subsequent steps proceed according to those described in the first embodiment and with respect to Figures 12-13. As such, once the InP(Si) second current blocking layer 134 (Figure 16) is grown and the mask 200 removed, a p-InP cladding layer 142 (Figure 17) is epitaxially grown on top of the second current blocking layer 134 and on top of the Q layer 118. Similarly, a p-InGaAsP or a p-InGaAs ohmic contact layer 144 is further grown over the p-InP cladding layer 142. Finally, an n-type electrode 162 and a p-type electrode 164 (Figure 17) are formed on the lower surface of the substrate 110 and on the upper surface of the ohmic contact layer 144, respectively, so to form a complete buried semi-insulating ridge heterostructure 202 (Figure 17).

[0069] Although the second embodiment has been described with reference to the mesa stripe 151 (Figures 14-17), which did not comprise an InAlAs layer (such as, for example, the inAlAs layer 115 of Figures 9-13 situated on top of the active region 114) or an InGaAlAs layer, it must be understood that the mesa stripe of the optoelectronic device may also comprise such an additional InAlAs or InGaAlAs layer situated on top of the active region. Such an example is illustrated in Figure 18, in which the active region 114 is bounded by two InAlAs layers 131, 115. This way, Fe-Zn lateral interdiffusion, as well as Zn diffusion into the active region, are minimized and the characteristics of the optoelectronic device are maximized.

[0070] In a third embodiment of the present invention, a plurality of InAlAs layers are grown around the mesa structure and in between different blocking layers forming the second crystal growth, optionally with a layer of InAlAs grown over the active region of the mesa structure. This embodiment is illustrated in Figure 19. A buried heterostructure laser diode 203 fabricated according to the third embodiment of the present invention comprises at least three InAlAs layers 115, 131, and 133. The formation of the InAIAs layers 115, 131 has been discussed before with respect to the first and second embodiments of the present invention (Figures 8-13; Figures 14-18) and it will not be described again. The current embodiment is characterized by the InAIAs layer 133, which is selectively grown on top of the semi-insulating InP(Fe) first current blocking layer 132 (Figure 19) and in lieu of the conventional n-InP(Si) second current blocking layer 134 (Figures 17-18). The ins rtion of an additional InAIAs layer as a current blocking layer further minimiz s the lateral Fe-Zn interdiffusi n and reduces any leakage current present in the device.

Figures 20-21 illustrate a fourth embodiment of the present invention, in which the Zn-Fe interdiffusion between the InP(Fe) first current blocking lay r 132 (Figure. 19) and the p-InP(Zn) cladding layer 142 (Figure 19) is completely eliminated. In this embodiment and as shown in Figure 20, after the epitaxial growth of the InAIAs layer 131, a selectively grown layer 136 of InP (Fe) first current blocking layer is formed over the InAlAs layer 131. This InP(Fe) first current blocking layer 136 is grown so that its contact with the mask 200 is minimal, for example, as illustrated in Figure 20, just a point C on each side of the mesa stripe. Of course, point C is part of a contact line (not shown) formed by the InP(Fe) first current blocking layer 136 and the mask 200. Next, the InAlAs layer 133 (Figure 20) that replaces the conventional n-InP(Si) second current layer 134 (Figures 17-18) is grown.

[0072] After removal of mask 200, the subsequent steps proceed according to those described in the first embodiment and with respect to Figure 13. As such, a p-InP(Zn) cladding layer 142 and a p-InGaAsP or a p-InGaAs ohmic contact layer 144 are further grown. B cause of the selective growth of the InP(Fe) first current blocking layer 136, the contact regions D (Figure 5) situated on lateral sides of the mesa stripe are completely eliminated. Accordingly, the interdiffusion of the Fe and Zn atoms between the InP(Fe) first current blocking layer 136 and the p-InP(Zn) cladding layer 142 is eliminated. Further, the insertion of three InAlAs layers 115, 131, 133, of which two are on each side of the mesa stripe 151, suppresses any Fe-Zn interdiffusion that may be existent in the device, to ensure proper functionality.

[0073] The structure of Figure 21 is further completed with an n-type electrode 162 and a p-type electrode 164 (Figure 21) formed on the lower surface of the substrate 110 and on the upper surface of the ohmic contact layer 144, to form a buried semi-insulating ridge heterostructure 204, as illustrated in Figure 21.

[0074] Figures 22-23 illustrate yet a fifth embodiment of the present invention. In this embodiment, the additional InAIAs 133 layer is selectively grown after both the InP(Fe) first current blocking layer 132 and the n-InP(Si) second current blocking layer 134, but still as part of the second crystal growth. Thus, the InAIAs layer 133 (Figure 22) is grown before mask 200 is removed. After removal of the mask 200 (Figure 23), the p-InP(Zn) cladding layer 142 and the ohmic contact layer 144 are grown, followed by the formation of the n-type electrod 162 and the p-type electrode 164, to complete a buried semi-insulating ridge heterostructure 205 (Figure 23). [0075] In a sixth embodiment of the present invention. which is illustrated in Figure 24, the additional InAlAs layer 133 is grown as part of the third crystal growth, and not as part of the second crystal growth as in th fifth embodiment. That is, in buried semi-insulating ridg heterostructure 206 of Figure 24, the InAlAs lay r 133 is grown after the removal f the mask 200 and befor the growth of the p-InP(Zn) cladding layer 142. As illus-

trated in Figure 24, th InAIAs layer 133 is grown over the mesa stripe 151 and the Q layer 118. Both InAIAs layers 115 and 131 suppress the diffusion of the Zn atoms from the p-InP(Zn) second cladding layer 116 into the active region 114, as well as the lateral diffusion of Zn from the mesa stripe and into the InP(Fe) first current blocking layer 132. Similarly, the InAIAs layer 133 further suppresses the interdiffusion of Zn and Fe atoms in the current blocking layers, that is between the InP(Fe) first current blocking layer 132 and the p-InP(Zn) cladding layer 142 of the buried semi-insulating ridge heterostructure 206.

[0076] So far the present invention has been described in the context of a buried semi-insulating ridge heterostructure, such as, for example, the buried semiinsulating ridge heterostructure 204 of Figure 21. However, the invention has broader applicability and can be used, for example, for the fabrication of a ridge structure for optoelectronic devices, such as electroabsorption modulators and detectors. In such case, which is illustrated in Figure 25, a ridge structure 209, which resides on an upper surface of an n-InP substrate 110, comprises a vertical mesa stripe 210 surrounded by insulating layers 211. The vertical mesa stripe 210 further comprises portions of a first cladding layer 112, of an active layer 114, of an InAlAs or InGaAlAs layer 115, of a second cladding layer 116 of p-InP(Zn), of a p-InP cladding layer 142, and of a p-InGaAsP or a p-InGaAs ohmic contact layer 144. Preferably, all of the above-mentioned layers are grown selectively by Metal Organic Vapor Phase Epitaxy (MOVPE). However, Liquid Phase Epitaxy (LPE), Vapor Phase Epitaxy (VPE), or Molecular Beam Epitaxy (MBE) could also be used as an alternative. The insulating layers 211 are formed preferably of polyimide by a deposition method.

[0077] The present invention provides a method for reducing the diffusion of Zn and the Zn-Fe interdiffusion among doped regions of laser devices, optical amplifiers, modulators, or detectors. The direct contact between Zn-doped layers and Fe-doped layers is prevented and the dopant atoms interdiffusion is suppressed.

[0078] Although the invention has been illustrated for an optoelectronic device fabricated on an n-type substrate, the invention could also be fabricated on a p-type or a semi-insulating type substrate, as well-known in the art. This, of course, will change the doping or conductivity of the operative layers in the fabricated device. Also, although the invention has been explained in the exemplary embodiments with reference to an InAIAs dopant blocking layer, the invention has equal applicability to optoelectronic devices using an InGaAIAs dopant blocking layer, or a combination of both InAIAs and InGaAIAs layers, as noted above.

[0079] The above description illustrates preferred embodiments which achi ve the features and advantages of the present invention. It is not intended that the present invention be limited to the illustrated emb diments. Modifications and substitutions to specific proc-

ess conditions and structures can be made without departing from the spirit and scope of the present invention.

[0800] For example, although all embodiments of the present invention include the InAlAs ar InGaAlAs layer 115 (Figures 9-13; Figures 18-25) situated on top of the active region of the optoelectronic device, it must be understood that the existence of such layer is optional in embodiments second through six, depending on the device characteristics and requirements. Similarly, as explained above, the embodiments of the present invention may include any number of additional InAlAs and/ or InGaAlAs layers among the cladding and blocking layers that are doped with impurity atoms For example, an InAlAs and/or InGaAlAs layer may be formed between the cladding layer and the ohmic contact layer of the third crystal growth. Accordingly, the invention is not to be considered as being limited by the foregoing description and drawings, but is only limited by the scope of the appended claims.

#### Claims

35

1. An optoelectronic device comprising:

a substrate of a first type conductivity; and a mesa structure provided on said substrate, said mesa structure having a least two sides and including an active region, said active region further being bounded on at least one side by a dopant blocking layer, said dopant blocking layer comprising a material selected from the group consisting of InAIAs and InGaAIAs.

2. The optoelectronic device of claim 1 further comprising a first current blocking layer at two sides of said mesa structure, a second current blocking layer of a first type conductivity formed over said first current blocking layer, and a cladding layer of a second type conductivity formed over said mesa structure and said second blocking layer.

 The optoelectronic device of claim 1 further comprising a plurality of current blocking layers formed over said second current blocking layer.

 The optoelectronic device of claim 1, wherein said dopant blocking layer is situated on top of said active region.

The optoelectronic device of claim 1 further comprising a doped second cladding layer of a second type conductivity in contact with said dopant blocking layer.

The optoelectronic device of claim 1, wherein said dopant blocking layer is situated between each of

30

45

50

55

said two sides of said mesa structure and said first current blocking layer.

- The optoelectronic device of claim 1, wherein said doped second cladding layer is doped with a p-type dopant.
- The optoelectronic device of claim 1, wherein said dopant blocking layer is an epitaxially grown layer.
- The optoelectronic device of claim 1, wherein said dopant blocking layer has a thickness in the range of about 300 to 800 Angstroms.
- The optoelectronic device of claim 1, wherein said active region includes a layer capable of emitting light.
- The optoelectronic device of claim 1, wherein said active region includes a layer capable of absorbing light.
- The optoelectronic device of claim 1, wherein said active region includes a layer capable of modulating light.
- The optoelectronic device of claim 1, wherein said active region includes a layer capable of amplifying light.
- The optoelectronic device of claim 1, wherein said dopant blocking layer comprises at least one InAlAs layer.
- The optoelectronic device of claim 1, wherein said 35 dopant blocking layer comprises at least one In-GaAlAs layer.
- The optoelectronic device of claim 1, wherein said dopant blocking layer comprises at least one layer of InAIAs and at least one layer of InGaAIAs.
- 17. A semiconductor optical device comprising:

a substrate of a first type conductivity; and a mesa structure provided on said substrate, said mesa structure having at least two sides and including a dopant blocking layer, said dopant blocking layer comprising a material selected from the group consisting of InAIAs and InGaAIAs, said dopant blocking layer being further formed between an active region and a doped second cladding layer of a second type conductivity.

18. The semiconductor optical d vice of claim 17 further comprising a first current blocking layer at two sides of said mesa structure, a second current blocking layer of a first type conductivity formed over said first current blocking layer, and a cladding layer of a second type conductivity ov r said mesa structure and said second blocking lay r.

- The semiconductor optical device of claim 18 further comprising a plurality of current blocking layers formed over said second current blocking layer.
- 20. The semiconductor optical device of claim 17, wherein said doped second cladding layer is doped with a dopant selected from the group consisting of zinc, beryllium and magnesium.
- 15 21. The semiconductor optical device of claim 17, wherein said dopant blocking layer is an epitaxially grown layer.
- 22. The semiconductor optical device of claim 17, wherein said dopant blocking layer has a thickness in the range of about 300 to 800 Angstroms.
  - 23. The semiconductor optical device of claim 17, wherein said active region includes a layer capable of emitting light.
  - 24. The semiconductor optical device of claim 17, wherein said active region includes a layer capable of absorbing light.
  - 25. The semiconductor optical device of claim 17, wherein said active region includes a layer capable of modulating light.
- 5 26. The semiconductor optical device of claim 17, wherein said active region includes a layer capable of amplifying light.
- The semiconductor optical device of claim 17, wherein said dopant blocking layer comprises at least one InAIAs layer.
  - 28. The semiconductor optical device of claim 17, wherein said dopant blocking layer comprises at least one InGaAlAs layer.
  - 29. The semiconductor optical device of claim 17, wherein said dopant blocking layer comprises at least one layer of InAlAs and at least one layer of InGäAlAs.
  - A method for forming a semiconductor laser comprising the steps of

forming a plurality of stacked layers over a substrate of a first type conductivity, at least ne of said layers being an active region and at least another one of said layers being a dopant

Ç

BNSDOCID: <EP\_\_\_1139526A2\_1\_>

30

45

50

blocking layer, said dopant blocking lay r comprising a material selected from the group consisting of InAIAs and InGaAIAs; and etching said plurality of stacked layers and said substrate to form a mesa structure on said substrate.

- 31. The method of claim 30 further comprising the steps of forming a first current blocking layer at two sides of said mesa structure, forming a second current blocking layer of a first type conductivity over said first current blocking layer, and forming a cladding layer of a second type conductivity over said mesa and said second current blocking layer.
- **32.** The method of claim 30, wherein said first type conductivity is n-type and said second type conductivity is p-type.
- The method of claim 30, wherein said first type conductivity is p-type and said second type conductivity is n-type.
- 34. The method of claim 30 further comprising the step of forming a plurality of current blocking layers at said two sides of said mesa structure.
- 35. The method of claim 30, wherein said dopant blocking layer suppresses the diffusion of dopants from a second cladding layer into said active region, said second cladding layer being formed on top of and in contact with said dopant blocking layer.
- The method of claim 35, wherein said second cladding layer is grown selectively by metal organic vapor phase epitaxy.
- The method of claim 35, wherein said second cladding layer is of a second type conductivity.
- The method of claim 35 further comprising the step of doping said second cladding layer.
- The method of claim 30, wherein said dopant blocking layer is epitaxially grown.
- The method of claim 30, wherein said dopant blocking layer is grown selectively by metal organic vapor phase epitaxy.
- 41. The method of claim 30, wherein said dopant blocking layer is grown to a thickness in the range of about 300 to 800 Angstroms.
- 42. The method of claim 30, wherein said active region includes a layer capable of emitting light when excited:

- **43.** The method of claim 30, wherein said activen gion includes a layer capable of absorbing light.
- 44. The method of claim 30, wherein said active region includes a layer capable of modulating light.
  - 45. The method of claim 30, wherein said active region includes a layer capable of amplifying light.
- 10 46. The method of claim 30, wherein said dopant blocking layer comprises at least one InAlAs layer.
  - The method of claim 30, wherein said dopant blocking layer comprises at least one InGaAlAs layer,
  - 48. The method of claim 30, wherein said dopant blocking layer comprises at least one layer of InAlAs and at least one layer of InGaAlAs.
- 49. A semiconductor optical device comprising:

a substrate of a first type conductivity; a mesa structure provided on said substrate, said mesa structure having two sides and including an active region; and a first dopant blocking layer at two sides of said mesa structure, said dopant blocking lay r comprising a material selected from the group consisting of InAlAs and InGaAlAs.

- **50.** The semiconductor optical device of claim 49 further comprising a plurality of current blocking layers formed over said second current blocking layer.
- 35 51. The semiconductor optical device of claim 49, wherein said first dopant blocking layer comprises at least one InAIAs layer.
- 52. The semiconductor optical device of claim 49, wherein said first dopant blocking layer comprises at least one InGaAlAs layer.
  - 53. The semiconductor optical device of claim 49, wherein said first dopant blocking layer is an epitaxially grown layer.
  - **54.** The semiconductor optical device of claim 49, wherein said first dopant blocking layer has a thickness in the range of about 300 to 3000 Angstroms.
  - 55. The semiconductor optical device of claim 49 further comprising a first current blocking layer formed over said first dopant blocking layer, a second current blocking layer of a first type conductivity formed over said first current blocking layer, and a cladding layer of a secend type conductivity formed over said mesa structure and said second blocking layer.

10

BNSDOCID: <EP\_\_\_1139526A2\_I\_>

15

20

- **56.** The semiconductor optical device of claim 55, wherein said first current blocking layer is doped.
- The semiconductor optical device of claim 56, wherein said dopant is a semi-insulating type dopant.
- 58. The semiconductor optical device of claim 57, wherein said first current blocking layer is an InP (Fe) layer.
- 59. The semiconductor optical device of claim 55, wherein said second current blocking layer is doped with a dopant selected from the group consisting of silicon, sulfur and tin.
- 60. The semiconductor optical device of claim 55, wherein said mesa structure further comprises a second cladding layer formed over said active region.
- 61: The semiconductor optical device of claim 55, wherein said mesa structure further comprises a second dopant blocking layer formed in between said second cladding layer and said active region.
- 62. The semiconductor optical device of claim 61, wherein said second dopant blocking layer comprises a material selected from the group consisting of InAIAs and InGaAIAs.
- 63. The semiconductor optical device of claim 61, wherein said second dopant blocking layer comprises at least one InAIAs layer.
- 64. The semiconductor optical device of claim 61, wherein said second dopant blocking layer comprises at least one InGaAlAs layer.
- 65. The semiconductor optical device of claim 61, wherein said second dopant blocking layer comprises at least one layer of InAlAs and at least one layer of InGaAlAs.
- 66. The semiconductor optical device of claim 49, wherein said active region includes a layer capable of emitting light.
- 67. The semiconductor optical device of claim 49, wherein said active region includes a layer capable of absorbing light.
- 68. The semiconductor optical device of claim 49, wherein said active region includes a layer capable of m dulating light.
- The s miconductor optical device of claim 49, wherein said active region includes a layer capable

of amplifying light.

- 70. A semiconductor optical devic comprising:
  - a substrate of a first type conductivity; a mesa structure provided on said substrate, said mesa structure having two sides and including an active region, said mesa structure further including a first dopant blocking layer in contact with said active region, said first dopant blocking layer comprising a material selected from the group consisting of InAlAs and In-GaAlAs; and
  - a second dopant blocking layer at two sides of said mesa structure.
- 71. The semiconductor optical device of claim 70 further comprising a first current blocking layer formed over said second dopant blocking layer, a third dopant blocking layer formed over said first current blocking layer, and a cladding layer of a second type conductivity formed over said mesa structure and said third dopant blocking layer.
- 72. The semiconductor optical device of claim 71 further comprising a plurality of current blocking layers formed in between said first current blocking layer and said third dopant blocking layer.
- 73. The semiconductor optical device of claim 71, wherein said second dopant blocking layer comprises a material selected from the group consisting of InAlAs and InGaAlAs.
- 74. The semiconductor optical device of claim 71, wherein said third dopant blocking layer comprises a material selected from the group consisting of In-AlAs and InGaAlAs.
- 75. The semiconductor optical device of claim 71, wherein said first dopant blocking layer is situated on top of said active region.
- 76. The semiconductor optical device of claim 71 further comprising a doped second cladding layer of a second type conductivity in contact with said first and second dopant blocking layers.
- 77. The semiconductor optical device of claim 76, wherein said doped second cladding layer is doped with a p-type dopant.
- 78. The semiconductor optical device of claim 71, wherein said second dopant blocking layer has a thickn ss in the rang of ab ut 300 to 3000 Angstroms.
  - 79. The semiconductor optical device of claim 71,

25

wherein said third dopant blocking layer has a thickness in the range of about 300 to 3000 Angstroms.

- 80. The semiconductor optical device of claim 70, wherein said first dopant blocking layer has a thickness in the range of about 300 to 800 Angstroms.
- 81. The semiconductor optical device of claim 70, wherein said active region includes a layer capable of emitting light when excited.
- 82. The semiconductor optical device of claim 70, wherein said active region includes a layer capable of absorbing light.
- 83. The semiconductor optical device of claim 70, wherein said active region includes a layer capable of modulating light.
- 84. The semiconductor optical device of claim 70, wherein said active region includes a layer capable of amplifying light.
- 85. A semiconductor optical device comprising:
  - a substrate of a first type conductivity;
  - a mesa structure provided on said substrate, said mesa structure having two sides and including an active region;
  - a first current blocking layer at two sides of said mesa structure;
  - a second current blocking layer of a first type conductivity formed over said first current blocking layer,
  - a first dopant blocking layer formed over said second current blocking layer, said first dopant blocking layer comprising a material selected from the group consisting of InAIAs and In-GaAIAs; and
  - a cladding layer of a second type conductivity formed over said mesa structure and said first dopant blocking layer.
- 86. The semiconductor optical device of claim 85 further comprising a second dopant blocking layer on top of said active region.
- 87. The semiconductor optical device of claim 86, wherein said second dopant blocking layer comprises a material selected from the group consisting of InAIAs and InGaAIAs.
- 88. The semiconductor optical device of claim 86, wherein said second dopant blocking layer has a thickn ss in the range of about 300 to 800 Angstroms.
- 89. The semiconductor optical device of claim 85 fur-

ther comprising a third dopant bl cking layer between said two sides of said mesa stripe and said first current blocking layer.

- 90. The semiconductor optical device of claim 89, wherein said third dopant blocking layer comprises a material selected from the group consisting of In-AIAs and InGaAIAs.
- 10 91. The semiconductor optical device of claim 89, wherein said third dopant blocking layer has a thickness in the range of about 300 to 3000 Angstroms.
  - 92. The semiconductor optical device of claim 86 further comprising a doped first cladding layer of a second type conductivity in contact with said second dopant blocking layer.
- 93. The semiconductor optical device of claim 92, wherein said doped second cladding layer is doped with a p-type dopant.
  - 94. The semiconductor optical device of claim 85, wherein said first dopant blocking layer has a thickness in the range of about 300 to 3000 Angstroms.
  - 95. An optoelectronic device comprising:
    - a substrate of a first type conductivity, a mesa structure provided on said substrate, said mesa structure having two sides and including an active region, said active region further being bounded on at least one side by a dopant blocking layer, said dopant blocking layer comprising a material selected from the group consisting of InAIAs and InGaAIAs; and an insulating layer at two sides of said mesa structure.
- 96. The optoelectronic device of claim 95, wherein said mesa structure further includes a cladding layer of a second type conductivity formed over said mesa structure, and an ohmic contact layer formed over said cladding layer.
  - 97. The optoelectronic device of claim 95, wherein said dopant blocking layer is situated on top of said active region.
- 98. The optoelectronic device of claim 95 further comprising a doped second cladding layer of a second type conductivity in contact with said dopant blocking layer.
- 55 99. The opto 1 ctronic device of claim 98, wherein said doped second cladding layer is doped with a p-type d pant.

- 100. The optoelectronic device of claim 95, wherein said dopant blocking layer is an epitaxially grown layer.
- 101. The optoelectronic device of claim 95, wherein said dopant blocking layer has a thickness in the range of about 300 to 800 Angstroms.
- 102. The optoelectronic device of claim 95, wherein said active region includes a layer capable of absorbing light.

103. The optoelectronic device of claim 95, wherein said active region includes a layer capable of modulating light.

**104.**The optoelectronic device of claim 95, wherein said insulating layer is formed of polyimide.

20

15

10

25

30

35

40

45

50




FIG. 2






FIG. 3








FIG. 6
(PRIOR ART)

18 16

12 14

34

32
10




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13









FIG. 14














FIG. 20

C 200 C 118
115
116
133
136
131
110






FIG. 22









FIG. 25





**Europäisches Patentamt** 

Europ an Patent Office

Office eur péen d s brevets



(11) EP 1 139 526 A3

(12)


## **EUROPEAN PATENT APPLICATION**

- (88) Date of publication A3: 16.01.2002 Bulletin 2002/03
- (43) Date of publication A2: 04.10.2001 Bulletin 2001/40
- (21) Application number: 01303131.5
- (22) Date of filing: 02.04.2001
- (84) Designated Contracting States: AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR Designated Extension States: AL LT LV MK RO SI
- (30) Priority: 31.03.2000 US 539882
- (71) Applicant: Agere Systems Optoelectronics
  Guardian Corporation
  Miami Lakes, Florida 33014 (US)
- (72) Inventors:
  - G Chu,Sung-nee Murray Hill, New Jersey 07974 (US)

(51) Int Cl.7: **H01S 5/227**, H01L 33/00, G02F 1/025

- Hybertsen, Mark S.
   West Orange, New Jersey 07052 (US)
- Ougassaden, Abdallah
   Breinigsville, Pennsylvania 18031 (US)
- Akulova, Yuliya A.
   Allentown, Pennsylvania 18104 (US)
- Geva, Michael Allentown, Pennsylvania 18104 (US)
- Lentz, Charles W.
   Sinking Spring, Pennsylvania 19608 (US)
- (74) Representative: Powell, Timothy John Eric Potter Clarkson, Park View House, 58 The Ropewalk Nottingham NG1 5DD (GB)
- (54) Dopant diffusion blocking for optoelectronic devices using InAIAs or InGaAIAs
- (57) A method for decreasing the diffusion of dopant atoms in the active region, as well as the interdiffusion of different types of dopant atoms among adjacent doped regions, of optoelectronic devices is disclosed. The method of the present invention employs a plurality of InAlAs and/or InGaAlAs layers to avoid the direct con-

tact between the dopant atoms and the active region, and between the dopant atoms in adjacent blocking structures of optoelectronic devices. A semi-insulating buried ridge structure, as well as a ridge structure, in which the interdiffusion of different types of dopant atoms is suppressed are also disclosed.





# **EUROPEAN SEARCH REPORT**

Application Number

CKING LAYER BUR AASP-INP MOW LAS RATION" E PHOTONICS TECH . NEW YORK, US, . 11, no. 1, Jar	998-10-13) 5 - line 31; YAZAKI YASUNG 1998-02-10) 4 - line 25; TO MANABU ET 1998-09-08) 3; figure 6E 5 - line 25 * 25 - line 30 ATIVE-OXIDIZE IED HETEROSTR SER FOR HIGH-	figure  PRI ET  figures  AL)  *  D INALA  CUCTURE  TEMPERA	4 * AL)	1-3,6, 10-14, 49,95, 17,30, 70,85, 1-3,6, 10-14, 49,95, 17,30, 70,85, 1-3,6, 10-14, 49,95, 17,30, 10-14,	H01S5/227 H01L33/00 G02F1/025  TECHNICAL FIELDS SEARCHED (INLC:.7) H01S		
5 717 710 A (MI) February 1998 (1) olumn 5, line 24 4 * 5 804 840 A (KA) eptember 1998 (1) olumn 1, line 38 olumn 2, line 19 olumn 14, line 2 W Z ET AL: "NA CKING LAYER BURI AASP-INP MOW LAS RATION" E PHOTONICS TECH . NEW YORK, US, . 11, no. 1, Jan	YAZAKI YASUNG 1998-02-10) 4 - line 25; 	figures AL)  * D INALA CUCTURE TEMPERA	AL)	70,85 1-3,6, 10-14, 49,95 17,30, 70,85 1-3,6, 10-14, 49,95 17,30, 70,85	SEARCHED (Int.CI.7)		
February 1998 () olumn 5, line 24 ,4 * 5 804 840 A (KA) eptember 1998 () olumn 1, line 38 olumn 2, line 19 olumn 14, line 2 W Z ET AL: "NA CKING LAYER BURI AASP-INP MOW LAS RATION" E PHOTONICS TECH . NEW YORK, US, . 11, no. 1, Jan	1998-02-10) 4 - line 25; TO MANABU ET 1998-09-08) 3; figure 6E 5 - line 25 * 25 - line 30 ATIVE-OXIDIZE TED HETEROSTR	figures  AL)  *  D INALA CUCTURE TEMPERA	s	10-14, 49,95 17,30, 70,85 1-3,6, 10-14, 49,95 17,30, 70,85	SEARCHED (Int.CI.7)		
,4 * 5 804 840 A (KA) eptember 1998 (1) olumn 1, line 38 olumn 2, line 19 olumn 14, line 2 W Z ET AL: "N/ CKING LAYER BURN AASP-INP MOW LAS RATION" E PHOTONICS TECH . NEW YORK, US, . 11, no. 1, Jan	TO MANABU ET 1998-09-08)  3; figure 6E 5 - line 25 * 25 - line 30 ATIVE-OXIDIZE IED HETEROSTR	*  D INALA CUCTURE TEMPERA	s	70,85 1-3,6, 10-14, 49,95 17,30, 70,85	SEARCHED (Int.CI.7)		
eptember 1998 (3 column 1, line 38 column 2, line 19 column 14, line 38 W Z ET AL: "N/ CKING LAYER BURN AASP-INP MOW LAS RATION" E PHOTONICS TECH . NEW YORK, US, . 11, no. 1, Jan	L998-09-08)  3; figure 6E 5 - line 25 * 25 - line 30 ATIVE-OXIDIZE LED HETEROSTR SER FOR HIGH-	* D INALA CUCTURE TEMPERA	.s	10-14, 49,95 17,30, 70,85	SEARCHED (Int.CI.7)		
olumn 2, line 19 olumn 14, line 2 W Z ET AL: "N/ CKING LAYER BUR! AASP-INP MOW LAS RATION" E PHOTONICS TECH . NEW YORK, US, . 11, no. 1, Jar	5 - line 25 * 25 - line 30 ATIVE-OXIDIZE LED HETEROSTR SER FOR HIGH-	* D INALA UCTURE TEMPERA	.s	17,30, 70,85	SEARCHED (Int.CI.7)		
olumn 14, line 2 W Z ET AL: "N/ CKING LAYER BUR! AASP-INP MOW LAS RATION" E PHOTONICS TECH . NEW YORK, US, . 11, no. 1, Jar	25 - line 30  ATIVE-OXIDIZE LED HETEROSTR SER FOR HIGH-	* D INALA UCTURE TEMPERA		1	SEARCHED (Int.CI.7)		
CKING LAYER BUR AASP-INP MOW LAS RATION" E PHOTONICS TECH . NEW YORK, US, . 11, no. 1, Jar	ED HETEROSTR SER FOR HIGH-	UCTURE TEMPERA		1	SEARCHED (Int.CI.7)		
N: 1041-1135	JIE W Z ET AL: "NATIVE—OXIDIZED INALAS BLOCKING LAYER BURIED HETEROSTRUCTURE INGAASP—INP MOW LASER FOR HIGH—TEMPERATURE OPERATION" IEEE PHOTONICS TECHNOLOGY LETTERS, IEEE INC. NEW YORK, US, vol. 11, no. 1, January 1999 (1999—01), pages 3-5, XP000801374						
ne whole documer	nt *		ļ.	17,30, 49,70, 85,95			
		ET AL)	ŀ	49,70,			
igure 1 *							
					Examiner		
	anuary 2000 (200 igure 1 *  present search report has of search HAGUE	present search report has been drawn up for all of search HAGUE PRY OF CITED DOCUMENTS	present search report has been drawn up for all claims of search  HAGUE  23 November  T: theory or E: earlier pr	for 011 811 A (OEHLANDER ULF ET AL) anuary 2000 (2000-01-04)  ingure 1 *  present search report has been drawn up for all claims of search HAGUE  Call Strain Completion of the search 23 November 2001  T: theory or principle E: seatler patent docu	anuary 2000 (2000-01-04)  1 gure 1 *  present search report has been drawn up for all claims of search HAGUE  23 November 2001  T: theory or principle underlying the E: searlier patent document, but publi		

PO FORM 1501 OF B

# EP 1 139 526 A3

# ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 01 30 3131

This annex tists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

23-11-2001

	Patent document dted in search repor	t	Publication date		Palent fam member(s		Publication date
US	5822349	A	13-10-1998	JP	8250808	A	27-09-1996
US	5717710	A	10-02-1998	JP	8162701		21-06-1996
				DE FR	19545164 2727791		13-06-1996 07-06-1996
US	5804840	Α	08-09-1998	JP	9018079	Α	17-01-1997
				DE	19625599	A1	02-01-1997
				FR	2736211	A1	03-01-1997
US	6011811	Α	04-01-2000	SE	506651	C2	26-01-1998
				ΑU	2109197	Α	16-09-1997
				CA	2247885	A1	04-09-1997
				EΡ	0883920	A1	16-12-1998
				J₽	2000505600	T	09-05-2000
				SE	9600744	A	28-08-1997
				WO	9732377	A1	04-09-1997
				TW	415112	В	11-12-2000

FORM F0459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82